

Anodic (dokmeci and
kirkos 2001),
capacitive
micromachined



**ASSIGN
BUSTER**

Anodic bonding is a technology of hermetical bonding of glass and silicon wafers. It is widely used in sensing microelectronic devices. Silicon and glass wafers are bonded together under high temperature (usually in the range of 300 C to 450 C) and simultaneous voltage application (up to 1000 V DC). After cooling to room temperature, this silicon-glass stack has residual stresses due to the thermal mismatch of glass and silicon. Such stress can be seen as a result of bonded wafers bowing.

Decreasing the effects of thermal mismatch stress can improve the reliability of microelectronic devices produced using anodic bonding technology. It is important for such devices as micromirror devices (Dokmeci and Kirkos 2001), capacitive micromachined ultrasonic transducers (Xu, Yu, and Yu 2011; Walter, Bourbon, and Moal 2014), and micromachined vibratory rate gyroscopes (Hou et al. 2011).

There is also a study (Harz and Engelke 1996) of decreasing such stress by additional heat treatment causing structural relaxation of the glass. In this paper, we report the theoretical study and estimations of thermal mismatch stress reduction by proper selection of bonding temperature and glass thickness. This can be done only after prior thorough study of the temperature dependence of the linear thermal expansion coefficient of used glass.

We show by analyzing such dependence of four glass brands known to be bondable to silicon that the usual thought of decreasing the bonding process temperature as a solution to thermal mismatch stress can be a failure.

Materials and methods Our analysis is based on estimates of residual stress

by two mathematical models. We use the following assumptions for both models:

- Glass and silicon layers are initially (just after bonding at the bonding temperature) undeformed.
- Both layers are homogeneous and perfectly elastic.
- Temperature of both layers is the same and is uniform.

The first model we use is essentially a model for thin-film stress, but unlike the equations shown in Refs.

and , it uses integration of the linear coefficient of thermal expansion (CTE) difference between the bonding temperature and working temperature. We will further refer to this model as the simple model where is the residual stress in silicon due to thermal mismatch (Pa); is the temperature of the anodic bonding process (K); is the working temperature (K); , are the Young's moduli of silicon and glass, respectively (Pa); , are the thicknesses of silicon and glass, respectively (m); , are the linear thermal expansion coefficients of glass and silicon, respectively (K). We use this model with the following assumptions:

- Plane sections remain plane.
- Glass and silicon layers are initially undeformed.

- Strains and stresses for each layer are assumed to be equal to those near the glass-silicon interface. The second model is based on the hypotheses of the classical lamination theory (CLT) of plates with application to hygrothermoelastic problems in composite laminates. It is thoroughly formulated and discussed in Refs. and . We use integration of CTE across the range between bonding and working temperatures in this model, too. Bonded silicon-glass plate is considered to be a laminated plate with two layers (in this study): silicon and glass. Each layer has its own thickness and thermomechanical properties.

<https://assignbuster.com/anodic-dokmeci-and-kirkos-2001-capacitive-micromachined/>

We will further refer to this model as the advanced model. We use this model with the following assumptions:

- The plate thickness is very small compared to its length and width.
- Stress state of the plate is assumed to be the plane stress.
- Glass and silicon layers are perfectly bonded together.

- The normal to the middle surface is assumed to remain straight and perpendicular to the middle surface of the plate.
- Strain, perpendicular to the middle surface, is ignored. For the purpose of this research, we use polynomial approximations of measured CTE of glass brands known to be bondable to silicon. See Table tab: results_approx_cte for the polynomial coefficients used. Two borosilicate glasses' brands approximations, Borofloat 33 and LK5, were published previously (Sinev and Petrov 2016). Two others, of borosilicate glass Corning 7740 and aluminosilicate glass Hoya, were obtained by the same procedure. The temperature range was from 170 to 780 K (from 100 C to 500 C). For each glass brand, there were three samples cut out from a single wafer.

Results of these samples were averaged. For each sample, there were 20 experimental points measured. Force applied from the quartz probe to the sample placed in the quartz column was 0.2 N. Measurements were done while increasing the temperature with a 10 K/min rate. All estimations to be discussed further will be based on this data.

Mechanical properties of {100} oriented silicon were taken from Ref. , p. 42.

The linear thermal expansion coefficient of silicon can be found in Ref. . It

<https://assignbuster.com/anodic-dokmeci-and-kirkos-2001-capacitive-micromachined/>

is independent of the crystallographic orientation as in a cubic crystal (Slack and Bartram 1975). See Fig. fig: cte_graph_measured for a graphical representation of the temperature-dependent CTEs used in this paper.

tab: | Stable-format=-1. 3 Stable-format= 1. 3 Stable-format=-1.

3 Stable-format= 1. 3 @ Glass brand & , 106 K1 & , 108 K2 & , 1011 K3 & , 1014 K4 Corning 7740 & 2. 893 & 0. 500 & -1. 231 & 0. 740 Schott Borofloat 33 & 1. 628 & 1. 040 & -2.

198 & 1. 398 LK5 & 1. 123 & 1. 607 & -3. 496 & 2. 435 Hoya & -0. 193 & 1.

453 & -1. 847 & 0. 910 fig: cte_graph_measured CTEs of discussed anodic bonding materials. Unless otherwise noted, we use a silicon wafer of 460- μm thickness and a glass wafer of 600- μm thickness for our estimations. Results and discussion Analysis of models and modeling results showed that thermal mismatch residual stresses in two-layered structures without cavities are proportional to the integral of the CTE difference between the glass and silicon used where σ is the residual stress in silicon due to the thermal mismatch (Pa); T_a is the temperature of the anodic bonding process (K); T_w is the working temperature (K); α_g , α_s are the linear thermal expansion coefficients of glass and silicon, respectively (K). In the simple model, stress changes its sign (tensile or compressive) only with changing of a layer (silicon or glass) where stress is estimated. The value of stress will be determined by a proportional coefficient depending on the mechanical properties of silicon and particular glasses and the proportion between wafer thicknesses.

fig: sigma_workt_4glasses_simpleResidualstresses in silicon bonded to different glasses estimated by a simplemodel. fig:

nakop_deform_ofworking_graphRelativedeformation at wide range of working temperatures of silicon-glass bonds. fig:

nakop_deform_ofbonded_graphRelativedeformation at 20 C ofsilicon-glass bonds made at different temperatures. See Fig. fig:

sigma_workt_4glasses_simplefor an estimation of the residual stress at a wide variety of workingtemperatures in silicon bonded to different glasses at severaltemperatures. One can see that each glass has its own influence on the stressvalue in silicon with changes of the bonding temperature. An increaseof the bonding process temperature causes an increase of the tensilestresses in silicon (according to a simple model) for three of fourglasses estimated, the exception being Hoya . Due to differencesin CTEs (especially the temperature of intersection with the silicon CTE, see Fig.

fig: cte_graph_measured), stresses caused by LK5 are more compressive and, at the same time, are lessinfluenced by changes in the process temperature compared to those byBorofloat 33 and Corning 7740.

Estimation for stress at 20 C insilicon bonded to Corning 7740 at 310 C in thiswork is in good agreement with warpage measurements of silicon to glass wafersbonded at similar temperatures measured in Ref. (0. 017 mm bowfor = 340 C and evenless with closer to 310 C). Variations of the bonding temperature for Hoya cause lesser changes in stressafter bonding as compared to changes in the stress of silicon bonded to borosilicateglasses. As can be seen in Fig.

fig: sigma_workt_4glasses_simple, the general thought that “ higher silicon-glass anodic bonding processtemperature causes higher residual stress” is applicable only to certainglass types or even batches of glasses as the thermal expansion coefficients ofglass may vary from batch to batch. One can also see that the statement” there is a temperature which provides a no-stress bond” (Cozma andPuers 1995) can be true only at selected working temperatures. As the devicesproduced are usually working in some temperature range, they will have varyingthermal mismatch stresses at variable ambient temperatures. fig: glass_stress_multilayerEstimation by advanced model of residual stresses in silicon-glassbond at 20 C that wasmade at 300 C comparedto FEM results. Stresses were estimated along (100) direction of silicon. axis with zero at silicon-glass interface, andperpendicular to it with positive direction towards unbonded glass surface. One can compare glasses by the differences in accumulated strains of silicon-glass bonded samples both in aworking temperature range and in a bonding temperature range. This can be doneafter measuring the temperature dependence of their CTEs in the range between the lowest working temperature and the highest allowable temperature either for the anodic bonding process or for the whole device fabrication process.

As shown in Figs. fig: nakop_deform_ofworking_graph and fig: nakop_deform_ofbonded_graph, graphs are made by evaluation of the integral part of Eq. (eq: stress_prop_to_nakop_deform). Note that, according to our estimation, LK5 glass bonded to silicon at 420 C causes almost the same residual stresses as Corning 7740 bonded to silicon at 310 C. fig: glass_stress_multilayer_ot_h_twEstimation by advanced model of residual

stresses at free side of silicon layer at several working temperatures. Bonding temperature for both glasses is 300 C. fig:

glass_stress_multilayer_ot_h_tb Estimation by advanced model of residual stresses at free side of silicon layer at several bonding temperatures. Working temperature for both glasses is 20 C.

In the advanced model, the sign of stress at a particular depth in silicon-glass laminate depends on the proportion between wafer thicknesses (see Fig. fig: glass_stress_multilayer). Stress in silicon varies in sign and value as glass layer thicknesses change. As can be seen in Fig. fig: glass_stress_multilayer, simply interchanging one glass brand to another without changing the bonding temperature can produce inverted results in residual stresses cases. These results are in good agreement with finite-element modeling (FEM) simulated by Coventorware (modeling software based on ABAQUS).

The models used consist of two merged and meshed layers: silicon and glass. Each layer is a circle plate in the x -plane with the z -axis perpendicular to its diameter. Both layers have the same diameter of 100 mm.

The silicon layer has a 0.46-mm thickness and the glass layer has a thickness of either 0.6 or 2.

5 mm. The mesh type was set to be "extruded bricks" (hex-dominant algorithm with linear element order) with an element size of 3.5 mm, minimum element size of 0.35 mm, and element size in the extrude direction of 1/10 of each layer thickness. Each material was set to a zero stress temperature of 300 C and the CTE for material was recalculated according to the software instruction manual.

<https://assignbuster.com/anodic-dokmeci-and-kirkos-2001-capacitive-micromachined/>

Then the temperature of modeling was set to be 20 C (as a volume boundary condition). A thermomechanical nonlinear solver was used with "fixZ" surface boundary condition applied to the edge formed by the intersection of free glass surface and the diameter of the glass layer. Data for FEM stress shown in Fig. fig: glass_stress_multilayer were averaged from points inside a cylinder with a radius of 3.5 mm in a central zone of 100 mm bonded wafers.

The advanced model shows that for each silicon wafer thickness there is a particular glass wafer thickness, which provides a no-stress state at the free side of the silicon layer independent of the bonding or working temperature. The estimated proportion together with the glasses' stiffness is shown in Table tab_h0_stekla. Figures fig: glass_stress_multilayer_ot_h_tw and fig: glass_stress_multilayer_ot_h_tb show that for Schott Borofloat 33 and LK5 glasses bonded to solid silicon proportion of thicknesses / that minimizes residual stress at unbonded side of silicon wafer is close to 3. The lower the glass stiffness, the higher this number.

Considering this, we suppose that by varying the thickness of the glass wafer to be bonded to a silicon wafer, one can achieve the desirable residual stress value and sign at the silicon surface where sensing elements of microsystems are usually situated. tab_h0_stekla Estimated proportion of glass wafer thickness to silicon (both wafers without cavities), which provides a no-stress state at free side of silicon. Glass brand, GPa Corning 7740 62.75 0.

200 3.12 Schott Borofloat 33 64.00 0.

200 3.09 LK5 68.45 0.184 3.05 Hoya SD-2 86.89 0.

244 2. 54 Conclusion Theoretical estimation of residual stresses due to thermal mismatch between anodically bonded silicon and several brands of glass has been conducted. Two models were used: thin film stress, and a model based on the CLT of plates. Integration of temperature-dependent linear thermal expansion coefficients of glass and silicon across the range between bonding and working temperatures was used in both models. Study showed that residual stresses due to thermal mismatch between anodically bonded silicon and glass can be reduced by justifiable selection of the bonding process temperature and glass thickness.

Structures produced by silicon–glass anodic bonding will have varying thermal mismatch residual stress at variable ambient temperatures. By varying the thickness of the glass wafer to be bonded to the silicon wafer, one can achieve the desirable residual stress value and sign at the silicon surface where sensing elements of microsystems are usually situated. For studied borosilicate glasses, the desirable glass to silicon thickness proportion is approximately of value 3.

Obtained results are in good agreement with FEM done by us and experiments conducted by other researchers in the past. Though this study can be of great importance to microsystem developers, further research of thermal mismatch stress estimation of highly structured silicon wafers bonded to glass is a demanding task.