

A with many rule
checking steps.
based on network



**ASSIGN
BUSTER**

A Highly Resilient Routing Algorithm for Fault-Tolerant NoCs
Gaurav Khuranay, Sadia Moriam y, Emil Matus y, Gerhard Fettweis
Vodafone Chair Mobile Communications Systems, Technische Universität Dresden, Dresden, Germany
Center for Advancing Electronics Dresden (cfaed), Technische Universität Dresden, Dresden, Germany

Abstract—Product reliability in complex systems such as chip multiprocessor (CMP) and system on chip (SoC) is very difficult to achieve due to combination of factors like transistor scaling and their large numbers in each system. In order to improve the robustness in interconnect networks, a network-on-chip (NoC) algorithm is presented in this work. Connectivity and correct operation are maintained by reconfiguring them to prevent faulty components. Proposed solution overcomes many faults without using adaptive routing or virtual channels, thus, preventing single points of failure. Moreover, this work requires no disabled routers and no particular fault restrictions.

Furthermore, less than 300 gates per network router are needed to implement this algorithm in hardware.

I. INTRODUCTION

Networks on chip utilize lightweight network protocol to decentralize and distribute communication, thus, giving a scalable solution and high throughput.

Packets of information are transmitted between IP components such as cores, caches etc. through distributed system of routers connected by links¹.

In order to build a reliable system NoC should be able to work around the links and faulty routers². Furthermore network can even disable a faulty IP with no or little protection, thus, improving system reliability. Ideally, faults should be diagnosed by the network and mitigated by the reconfiguration process, whenever possible, to facilitate full connectivity.

II. ROUTING ALGORITHM

OVERVIEW The algorithm reconfigures network routing table in an offline method and consists of a basic routing step along with many rule checking steps. Based on network topology and existing faults, the rules constrain the basic routing step, thus, safely redirecting traffic around failed resources.

Output port for each destination in the network is listed by each router in its routing table. Faults are modelled as link-level hard failures, therefore, each bidirectional link can be bypassed individually, letting routers to be partially functional. Each router should know which of their adjacent links are not working and based on this information these work with their neighbours to reconfigure their routing tables collectively.

Furthermore, the algorithm follows a procedure that updates an entry for a particular destination in all routing tables. **A. Basic Routing Step** Routers communicate through flags and entries in the routing table are marked either valid if corresponding destination is reachable or invalid at any point during the implementation of algorithm. In order to determine the best course to the destination all routers initialize their corresponding entry to invalid initially, except the one which is connected locally to the destination, thus marking its entry valid and right direction in the table. Later, all routers repeat the following steps until every router updates its entry: 1) Flag transmission: Routers which have valid destination entry will send flag to all of their adjacent routers while other routers will stay silent. 2) Routing entry update: Routers with invalid entry and have received a flag through any of their links in preceding step will update their entry to valid with incoming flag direction.

Also, if a router receives flag from multiple links then the preferred direction of routing is selected by priority selection procedure. Router will not take any action if it does not receive any flag or already has a valid entry.

B. Basic Routing Step Rules Set of rules for each router to avoid deadlock loop formation while executing basic routing step:

- 1) Links: It can be disallowed by not transmitting flags across them or by not accepting flags which are transmitted. Thus it can be disallowed by either of the routers it connects to.
- 2) Turns: It consists of two links connected by a router and is disallowed by their centre router by preventing transmission of flag from one to the other.

III. 2D-MESH ROUTING In 2-D mesh network, basic routing step is reused to evaluate which rules are required to prevent deadlock. Default rules are thus removed or adjusted depending on set of faulty links.

A. 2-D-Mesh Rules No deadlock loop forms in the top row of figure 1 since S-EW-N priority leaves Northeast and Northwest corners naturally unused. However, a deadlock situation arises when a fault is present (Figure 1, second row) in which loop of utilized turns is formed. In this case, minimum path length between two routers is every turn in the loop around the fault. Glass and Ni avoid deadlock situations in adaptive routing network by disallowing a pair of turns³.

According to the paper, both anticlockwise and clockwise turns (Northeast corner) were disallowed at the same corner, thus, preventing deadlock (Figure 1, third row).

B. Selectively Removing 2-D-Mesh Rules Strict adherence to the disallowed turn rule may prevent some routers to reach Northwest destination even though possible

paths exist (Figure 2, left). This is caused because the East-North turn has been disabled for the western edge routers to avoid deadlock.

Therefore, in order to reinstate network connectivity, West router's turn rule is removed (Figure 2, right). Fig. 2. Selectively removing rules for consistent network.

Pathological Case Removal of the corner rule for the Southwest corner (Figure 3) leads to the formation of a deadlock loop which passes twice through that router. Thus, with the use of S-E-W-N priority which disfavours Northwest corner, this problem is reduced. Fig. 3. Pathological Case IV.

2D-TORUS ROUTING Torus network forms deadlock loop even if there are no faults, thus, the basic routing step is a bit challenging. A. 2-D-Torus Rules Loops are formed around the outside of network by progressing in the same direction until the same router is reached again. These are addressed with the usage of link rules. Formation of loop in the same row is avoided by horizontal links while vertical link rules (along north edge) prevent a zigzag pattern to form loop around the network as well as the loops which will form in the same column. Furthermore, these rules are checked. In the case of vertical link rules, one side preserves the rule while other side is routed and checked if its entry is ever valid. If it is invalid then the rule is removed to maintain consistency.

B. Corner Rule Consistency In some cases, tori can be inconsistent because the paths may be blocked around the outside of the network when one turn versus another is routed. In certain scenarios, deadlock path appears if

particular turn rule is discarded, but results into inconsistent network if it is not allowed. So, it is resolved by introducing a new link rule, thus, maintaining network consistency without deadlock. V. EXPERIMENTAL RESULTS Algorithm is implemented on both 2-D-Mesh and 2-D-Torus topologies with various sizes (4×4 , 8×8 , 12×12). Faults are injected and network is allowed to reconfigure.

Resulting tables verify, whether properties like consistency of routing tables, no pointless cutting off routers and absence of deadlock condition hold true. Experiment is repeated a million times for each point of data. Fig. 4. Reliability versus broken links Reliability of over 99.99% is achieved for all topologies when a tenth of links are broken (Figure 4).

Regardless of number of broken links 4×4 networks show reliability of 100% for 2-D-Mesh and 99.99% for 2-D-Torus. However, for larger networks, as the number of faults increased beyond this point, the probability of a faulty network configuration increased.

Fig. 5. Packet latency Packet latency for given number of broken links and traffic density is investigated for performance evaluation of 8×8 2-D-Torus network (Figure 5). The latency is below 20 cycles for low traffic densities, however, as density increases, network saturation results in latency wall. Moreover, with faults being injected, latency wall is shifted towards lower traffic densities. This is resulted due to presence of fewer active communication paths among routers and longer routes around failed components.

Due to random fault injection the onset of network saturation vary as shown by highlighted region (5th to 95th percentile). VI. CONCLUSIONS Results show reliability of 99.99% across all topologies with 10% broken links. The presented routing algorithm enable elegant degradation of performance as network components fail, while maintaining network correctness and connectivity in NoC architectures. Additionally, solution requires neither virtual channels nor adaptive routing. REFERENCES 1 T.

Bjerregaard and S. Mahadevan. A survey of research and practices of network-on-chip. ACM Computer Survey, 38(1), 2006. 2 D.

Sylvester, D. Blaauw, and E. Karl. ElastIC: An Adaptive Self-Healing Architecture for Unpredictable Silicon. IEEE Design Test, 2006. 3 C.

J. Glass and L. M.

Ni. The turn model for adaptive routing. ACM SIGARCH Computer Architecture News, 20(2), 1992.