

# Study of architecture and programming model of 8086

[Design](#), [Architecture](#)



Study of Architecture and Programming Model of 8086 Introduction:

8086 Microprocessor is an enhanced version of 8085 Microprocessor. It is a 16-bit microprocessor which has 16 data lines and 20 address lines.

8086 microprocessor can handle  $2^{20}$  memory locations, which is equivalent to 1MB. It supports two operating modes: (i) Maximum operating mode: This mode is suitable for system having more than one processors. (ii) Minimum operating mode: This mode is suitable for system having only one processor.

Features of 8086 microprocessor: The features of 8086 microprocessor are as follows: 1. It has an instruction queue, which can store 6 instruction bytes from the memory. 2. It uses two stages of pipelining: Fetch and Execute. 3. In fetch stage, 6 bytes of instructions is fetched and stored in the queue.

4. These instructions are then executed in the execute stage. 5. It has 16-bit ALU, 16-bit internal registers, internal data bus and 16-bit external data bus

Architecture of 8086 microprocessor: 8086 microprocessor functional

units: 8086 microprocessor is divided into two functional units: (i) Execution

Unit (EU) (ii) Bus Interface Unit (BIU) Execution Unit (EU): The execution gives

instructions to BIU telling from where to fetch the data, decode and execute

those instructions. Its function is to perform operations on the data provided

with the help of instruction decoder and ALU (Arithmetic and Logic Unit). It

performs operations on the data through BIU. The parts of EU are as follows:

ALU: It handles all the arithmetic and logical operations. Flag register: It is a

16-bit register that changes its status according to the result stored in the

accumulator.

It consists of 9 flags and are divided into two groups: (i) Conditional Flags (ii) Control Flags

**Conditional Flags:** It represents the result of the last arithmetic or logical instruction executed. There are 6 conditional flags:

1. **Carry flag:** This flag is used when a carry is generated from the MSB (Most Significant Bit). This indicates an overflow condition for arithmetic operations.  $CF = 1$  when a carry is generated and  $CF = 0$  when carry is not generated.
2. **Auxiliary flag:** The processor uses this flag to perform binary to BCD conversion. The flag is set when a carry/borrow from lower nibble to upper nibble is generated due to an operation performed at ALU.
3. **Parity flag:** This flag is used to indicate the parity of the result. If there are even number of 1s, the flag is set and if odd number of 1s are present, the flag is reset.
4. **Zero flag:**  $ZF = 1$  when the result of any arithmetic or logical operation is zero, else  $ZF = 0$ .
5. **Sign flag:** This flag holds the sign of the result.  $SF = 1$  when the result is negative, else  $SF = 0$ .
6. **Overflow flag:** This flag represents the result when the system capacity is exceeded.

**Control Flags:** Control flag controls the operations of the execution unit.

There are 3 control flags:

1. **Trap flag:** It is used for stepwise execution of the program and allows the execution of only one instruction at a time for debugging. If  $TF = 1$ , then the program can be run in single step.
2. **Interrupt flag:** It is used to allow or prevent the interruption of a program. For interrupt enabled condition,  $IF = 1$ , else  $IF = 0$ .

3. Directionflag: It is used in string operation. It is set when string bytes are accessed from higher memory address to lower memory address and vice versa. General Purpose Register: There are 8 general purpose registers.

They are used in pairs to store 16-bit data. These registers are referred to as the AX, BX, CX and DX. 1. AX register: Known as accumulator register. It is used to store the operands for arithmetic operations. 2.

BX register: It is used as base register. It is used to store the starting base address of the memory area. 3. CX register: It is known as the counter. It is used to store the loop counter. 4. DX register: This register holds the I/O port address for I/O instruction. Stack pointer register: It holds the address from the start of the segment to the memory location.

Bus Interface Unit (BIU): BIU takes care of all data and address transfers on the buses for the EU. EU has no direct connection with the System Buses, so this is possible with the BIU. EU and BIU are connected with the Internal Bus. The parts of BIU are as follows: 1. Instruction queue: BIU contains the instruction queue. It gets up to 6 bytes of instructions and stores them in the instruction queue. After executing the instructions, EU reads the next instruction from the instruction queue. Fetching the next instruction during the execution of current instruction is called pipelining.

2. Segment Register: There are 4 segment registers: CS, DS, SS and ES. It also has one pointer register IP, which holds the address of the next instruction which is to be executed by the EU. i. CS (Code Segment): It is used for addressing a memory location in the code segment of

the code segment of the memory. ii. DS (Data Segment): It consists of data used by the program and is accessed in the data by segment by an offset address.

iii. SS (Stack Segment): It handles memory to store data and addresses during execution. iv. ES (Extra Segment): It is used to hold the data which cannot be accommodated in the Data Segment.

3. Instruction Pointer: It is used to hold the address of the next instruction to be executed.