

# Bjt characteristics and parameters report examples



**ASSIGN  
BUSTER**

## Cut Off Region of a Transistor

The transistor goes into the cutoff region when the base current ( $I_B$ ) is equal to zero. The collector leakage current  $I_{CEO}$  under such conditions is quite low due to the effect of thermally-generated carriers. This means that  $I_{CEO}$  can be neglected in the circuit analysis such that  $V_{CE}$  will be equal to  $V_{CC}$ .

During the cutoff region, both the base-collector and the base emitter junctions are reverse biased. Subscript CEO means a representation of the collector to emitter with the base open. This is represented in the circuit below.

## Saturation Region of a Transistor

Forward biasing of the base-emitter junction increases the base current. Consequently, the collector current also increases ( $I_C = \beta_{DC} I_B$ ). Therefore, the drop across the collector resistor  $I_C R_C$  increases. This leads to a decrease in  $V_{CE}$  since  $V_{CE} = V_{CC} - I_C R_C$ .  $V_{CE}(\text{sat})$  is the saturation value when  $V_{CE}$  reaches the saturation line. Beyond this value of  $V_{CE}(\text{sat})$ , the collector current cannot increase any further even with any increase in the base current. The base-emitter and base-collector junctions are forward biased. This is represented in the circuit below.

### DC Load Line

A representation of the saturation and cutoff curves as relates to the collector characteristic curves is achieved through a load line. The DC load line connects the cutoff and the saturation point. The bottom of the load line represents the ideal cutoff ( $V_{CC} = V_{CE}$  and  $I_C = 0$ ). The top of the same line represents saturation whereby  $I_C = I_C(\text{sat})$  and  $V_{CE} = V_{CE}(\text{sat})$ . The region

<https://assignbuster.com/bjt-characteristics-and-parameters-report-examples/>

between these two points is the active region of the transistor. The figure below is a representation of a DC load line.

## Some BJT Parameters

$\beta_{DC}$  is the ratio of collector current to base current. This means that it varies with any changes in the collector current. It is also affected by changes in temperature. With junction temperature held constant,  $I_C$  can be increased, and its effect on  $\beta_{DC}$  noted.  $\beta_{DC}$  increases with an increase in  $I_C$  up to a certain maximum value. Any increase in the collector current beyond this point results in a decrease in  $\beta_{DC}$ . With the collector current held constant, a direct relationship is observed between the temperature and  $\beta_{DC}$ .

## Effect of $I_C$ and Temperature on $\beta_{DC}$

The value of  $\beta_{DC}$  specified for a certain transistor varies from one transistor to another. The  $\beta_{DC}$  that is specified is the minimum value.

## Maximum Transistor Ratings

The maximum ratings of any transistor are always specified in the manufacturer's datasheet. These are limitations to be considered when using a specific transistor. The maximum ratings normally relate to power dissipation, collector current, emitter-to-base voltage ( $V_{EB}$ ),  $V_{CE}$ , and  $V_{CB}$ .  $V_{CE}$  and  $I_C$  cannot have maximum values at the same instant so that the maximum power dissipation is not exceeded.

If  $V_{CE}$  is a maximum value,  $I_C$  can be calculated as  $PD(\max)/V_{CE}$ . Similarly, if  $I_C$  is a maximum value,  $V_{CE}$  can be calculated as  $PD(\max)/I_C$ . It is possible to plot a graph of maximum power dissipation against collector

characteristic curves. A particular transistor cannot be operated in the shaded region of the graph.  $V_{CE}(\max)$  is the limiting voltage rating between points C and D.  $P_D(\max)$  is the limiting rating between points B and C,  $I_C(\max)$  is the limiting current between points B and C. Assuming  $P_D(\max) = 500\text{MW}$ ,  $V_{CE}(\max) = 20\text{V}$ , and  $I_C(\max) = 50\text{mA}$ , the following values can be tabulated and the graph plotted.

### **Derating $P_D(\max)$**

The specifications for  $P_D(\max)$  are usually at  $25^\circ\text{C}$ .  $P_D(\max)$  is less for temperatures higher than 25 degrees centigrade. A derating factor of  $2\text{MW}/^\circ\text{C}$  shows that the maximum power dissipation is reduced by 2 MW for every degree Celsius increment.